Advertisement
Not a member of Pastebin yet?
Sign Up,
it unlocks many cool features!
- -../build/spl/arch/arm/mach-omap2/am33xx/board.o: file format elf32-littlearm
- +../build.no-pie/spl/arch/arm/mach-omap2/am33xx/board.o: file format elf32-littlearm
- Disassembly of section .text.am33xx_otg1_set_phy_power:
- @@ -80,28 +80,22 @@
- Disassembly of section .text.arch_misc_init:
- 00000000 <arch_misc_init>:
- - 0: 490a ldr r1, [pc, #40] ; (2c <arch_misc_init+0x2c>)
- - 2: 480b ldr r0, [pc, #44] ; (30 <arch_misc_init+0x30>)
- - 4: b508 push {r3, lr}
- - 6: 4479 add r1, pc
- - 8: 4a06 ldr r2, [pc, #24] ; (24 <arch_misc_init+0x24>)
- - a: 4478 add r0, pc
- - c: f7ff fffe bl 0 <musb_register>
- - 10: 4908 ldr r1, [pc, #32] ; (34 <arch_misc_init+0x34>)
- - 12: 4809 ldr r0, [pc, #36] ; (38 <arch_misc_init+0x38>)
- - 14: 4a04 ldr r2, [pc, #16] ; (28 <arch_misc_init+0x28>)
- - 16: 4479 add r1, pc
- - 18: 4478 add r0, pc
- - 1a: f7ff fffe bl 0 <musb_register>
- - 1e: 2000 movs r0, #0
- - 20: bd08 pop {r3, pc}
- - 22: bf00 nop
- - 24: 47401000 .word 0x47401000
- + 0: b508 push {r3, lr}
- + 2: 4a06 ldr r2, [pc, #24] ; (1c <arch_misc_init+0x1c>)
- + 4: 4906 ldr r1, [pc, #24] ; (20 <arch_misc_init+0x20>)
- + 6: 4807 ldr r0, [pc, #28] ; (24 <arch_misc_init+0x24>)
- + 8: f7ff fffe bl 0 <musb_register>
- + c: 4a06 ldr r2, [pc, #24] ; (28 <arch_misc_init+0x28>)
- + e: 4907 ldr r1, [pc, #28] ; (2c <arch_misc_init+0x2c>)
- + 10: 4807 ldr r0, [pc, #28] ; (30 <arch_misc_init+0x30>)
- + 12: f7ff fffe bl 0 <musb_register>
- + 16: 2000 movs r0, #0
- + 18: bd08 pop {r3, pc}
- + 1a: bf00 nop
- + 1c: 47401000 .word 0x47401000
- + ...
- 28: 47401800 .word 0x47401800
- - 2c: 00000022 .word 0x00000022
- - 30: 00000022 .word 0x00000022
- - 34: 0000001a .word 0x0000001a
- - 38: 0000001c .word 0x0000001c
- + ...
- Disassembly of section .text.board_early_init_f:
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement