Advertisement
Not a member of Pastebin yet?
Sign Up,
it unlocks many cool features!
- LIBRARY IEEE;
- USE IEEE.STD_LOGIC_1164.ALL;
- USE IEEE.STD_LOGIC_ARITH.ALL;
- USE IEEE.STD_LOGIC.SIGNED.ALL;
- ENTITY Execute IS
- PORT( Read_data_1 : IN STD_LOGIC_VECTOR ( 31 DOWNTO 0 );
- Read_data_2 : IN STD_LOGIC_VECTOR ( 31 DOWNTO 0 );
- Sign_extend : IN STD_LOGIC_VECTOR ( 31 DOWNTO 0 );
- Function_opcode : IN STD_LOGIC_VECTOR ( 5 DOWNTO 0 );
- ALUOp : IN STD_LOGIC_VECTOR ( 1 DOWNTO 0 );
- ALUSrc : IN STD_LOGIC;
- Zero : OUT STD_LOGIC;
- ALU_Result : OUT STD_LOGIC_VECTOR ( 31 DOWNTO 0 );
- Add_Result : OUT STD_LOGIC_VECTOR ( 7 DOWNTO 0 );
- PC_plus_4 : IN STD_LOGIC_VECTOR ( 9 DOWNTO 0 );
- clock, reset : IN STD_LOGIC );
- END Execute;
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement