Advertisement
Not a member of Pastebin yet?
Sign Up,
it unlocks many cool features!
- diff --git a/src/librustc_trans/llvm_util.rs b/src/librustc_trans/llvm_util.rs
- index 15f56036b0..7720a1c572 100644
- --- a/src/librustc_trans/llvm_util.rs
- +++ b/src/librustc_trans/llvm_util.rs
- @@ -80,13 +80,18 @@ const X86_WHITELIST: &'static [&'static str] = &["avx\0", "avx2\0", "bmi\0", "bm
- const HEXAGON_WHITELIST: &'static [&'static str] = &["hvx\0", "hvx-double\0"];
- +const POWERPC_WHITELIST: &'static [&'static str] = &["altivec\0", "vsx\0"];
- +
- pub fn target_features(sess: &Session) -> Vec<Symbol> {
- let target_machine = create_target_machine(sess);
- +
- + println!("{}", sess.target.target.arch);
- let whitelist = match &*sess.target.target.arch {
- "arm" => ARM_WHITELIST,
- "x86" | "x86_64" => X86_WHITELIST,
- "hexagon" => HEXAGON_WHITELIST,
- + "powerpc" | "powerpc64" => POWERPC_WHITELIST,
- _ => &[],
- };
Advertisement
Add Comment
Please, Sign In to add comment
Advertisement