module xdd;

logic wa, clk;

always_ff (@posedge clk)
    wa <= 1;

endmodule