Not a member of Pastebin yet?
Sign Up,
it unlocks many cool features!
- ## Generated SDC file "try2.out.sdc"
- ## Copyright (C) 2019 Intel Corporation. All rights reserved.
- ## Your use of Intel Corporation's design tools, logic functions
- ## and other software and tools, and any partner logic
- ## functions, and any output files from any of the foregoing
- ## (including device programming or simulation files), and any
- ## associated documentation or information are expressly subject
- ## to the terms and conditions of the Intel Program License
- ## Subscription Agreement, the Intel Quartus Prime License Agreement,
- ## the Intel FPGA IP License Agreement, or other applicable license
- ## agreement, including, without limitation, that your use is for
- ## the sole purpose of programming logic devices manufactured by
- ## Intel and sold by Intel or its authorized distributors. Please
- ## refer to the applicable agreement for further details, at
- ## https://fpgasoftware.intel.com/eula.
- ## VENDOR "Altera"
- ## PROGRAM "Quartus Prime"
- ## VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"
- ## DATE "Sat May 16 07:33:55 2020"
- ##
- ## DEVICE "EP4CE6E22C8"
- ##
- #**************************************************************
- # Time Information
- #**************************************************************
- set_time_format -unit ns -decimal_places 3
- #**************************************************************
- # Create Clock
- #**************************************************************
- create_clock -name {clk} -period 20.000 -waveform { 0.000 10.000 } [get_ports {clk}]
- #**************************************************************
- # Create Generated Clock
- #**************************************************************
- #**************************************************************
- # Set Clock Latency
- #**************************************************************
- #**************************************************************
- # Set Clock Uncertainty
- #**************************************************************
- set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {clk}] 0.020
- set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {clk}] 0.020
- set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {clk}] 0.020
- set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {clk}] 0.020
- #**************************************************************
- # Set Input Delay
- #**************************************************************
- #**************************************************************
- # Set Output Delay
- #**************************************************************
- #**************************************************************
- # Set Clock Groups
- #**************************************************************
- #**************************************************************
- # Set False Path
- #**************************************************************
- #**************************************************************
- # Set Multicycle Path
- #**************************************************************
- #**************************************************************
- # Set Maximum Delay
- #**************************************************************
- #**************************************************************
- # Set Minimum Delay
- #**************************************************************
- #**************************************************************
- # Set Input Transition
- #**************************************************************
Add Comment
Please, Sign In to add comment