Check out the Pastebin Gadgets Shop. We have thousands of fun, geeky & affordable gadgets on sale :-)Want more features on Pastebin? Sign Up, it's FREE!


By: a guest on Nov 10th, 2011  |  syntax: None  |  size: 0.84 KB  |  views: 21  |  expires: Never
download  |  raw  |  embed  |  report abuse  |  print  |  QR code  |  clone
Text below is selected. Please press Ctrl+C to copy to your clipboard. (⌘+C on Mac)
  1. Hi Sébastien,
  3. On Nov 10, 2011, at 6:17 PM, Sébastien Bourdeauducq wrote:
  4. > Why did you define some alignments to 8 in the RTEMS port? Such as:
  5. > #define CPU_STRUCTURE_ALIGNMENT __attribute__ ((aligned (8)))
  6. > #define CPU_ALIGNMENT              8
  7. >
  8. > From my understanding, there are no tighter requirements than 4 - even for 64-bit numbers which are handled in software.
  9. I'm sorry I cannot recall. There were lots of issues with the Lattice hardware which were mainly caused by a malfunctioning DDR controller which did not work with differential DQs. The port was initiated by a project that was stopped and never went to production use. Please feel free to make any changes. I'm happy that you have worked on the LM32 port further and hope that my work (which I left in a not so good shape) has been of some use for you.
  11. Best regards,
  12. Jukka
clone this paste RAW Paste Data